


	PIN A	PIN B	PIN C	PIN D
FPGA - F1	RC1	RC2	RC3	RC4
FPGA - F2	RC1	RC2	RC3	RC4
FPGA - F3	RC1	RC2	RC3	RC4
FPGA - F4	RC1	RC2	RC3	RC4

FIG. 2
PRIOR ART

	PIN A	PINB	PINC	DIN D	\$
FPGA - F1	×4 DC	X2+RCZ X3+RC3	X34KG3	77 DC4	55 X5
71-04-12 1004-12	178-17 200-17	200	500 5	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	2
FFGA - F3	A1-RC1	AI-KUI AZ-KUZ AS-KUS A4-KU4	73-KL3	X4-KC4	
FPGA - F4				·	

PRIOR ART



	PINA	PIN B	DIN C	PIND		PIN A	PIN B	PINC	PIN D
FPGA - F1	RC1	RC2	·RC3	RC	FPGA - F1	RCS			RC6
FPGA-F2	RC1	RC2	RC3	RC4	FPGA - F2	•	. RC5	RC6	
FPGA - F3	RC1	RC2	RC3	RC4	FPGA - F3		RC6	. RCS	
FPGA - F4	RC1	. RC2	. RC3	. RC4	FPGA - F4	. RC6		<i>,</i>	RC5
	H	FIG. 5A	_	: :		Н	FIG. 5B	~	

	PIN A	PIN B	PINC	PIND
FPGA - F1	5X	X2-RC2 X3-RC3	хз-ксз	9X
FPGA - F2	X1-RC1	X5	9X	X4-RC4
FPGA - F3	X1-RC1	X1-RC1 X2-RC2 X3-RC3 X4-RC4	хз-ксз	X4-RC4
FPGA - F4				

1) I	FIG. /	X	X7 PRIOR ART				•		
PIND	*	9X	9x	*		(i	Ξ. Σ.		
PIN C	X5	X 2				•			
PIN B	X2		×		PIND	*	9X	9X	X4
PINA	X	×	S	£	PINC	X5	. X5	/X	
	FPGA - F1	FPGA - F2	FPGA - F3	FPGA - F4	PINB	X		x2.	
	FP	FP	Œ	Æ	PIN A	×	X1	X3	£X
X1-E1 <u>-</u> E2	X2: F1-F3	X3: F3+4 X4: F1-F4	X5: F1-F2 X6: F2-F3	X7: F2-F3		FPGA - F1	FPGA - F2	FPGA - F3	FPGA - F4

Ç	× 76. ⊌	X X	PRIOR ART				
PIND	9X	X	X1	9X			
PINC PIND	£X	εx	X5	X5			
PIN B	X4		*			DIND	\$
PINA		Ø	Ø			PINC PIND	\$
	FPGA - F1	FPGA - F2	FPGA - F3	FPGA - F4		PINA PINB	***
X4. F2.F3	X2: F2-F3	X3: F1+2 X4: F1+3	X5: F3-F4 X6: F1-F4	X7: F1-F2			1

	PINA	PINB	PINC	PIND
FPGA - F1	X	*.×	X3	9X
FPGA - F2	· cx	. ZX	х3	X1
FPGA - F3	X2	X4	SX.	X1
FPGA - F4			X5	9X

	% ()	<u>.</u>	PRIOR ART	9x	
DIND	£X		Х3		
PIN C	X1		X1		
PIN A PINB	X2	X4	X4	X2	
PIN A			SX.	X5	
	FPGA - F1	FPGA - F2	FPGA - F3	FPGA - F4	
SHUFFLED	X1: F1-F3 X2: F1-F4	X3: F1-F3	X5: F3-F4	X6: F1-F4	
ORIGINAL	X1: F1-F3 X2: F1-F4	X3: F2-F3	X5: F2-F3	X6: F1-F4	

PINA PINB PINC PIND \$ 8 × Ξ Ø \aleph × * 9X. \$3 8 FPGA - F2 FPGA-F3 FPGA - F4 FPGA - F1

FIG. 13

PRIOR ART

X1: F4-F5
X2: F4-F5
X3: F2-F5
X4: F4-F5
X6: F2-F5
X7: F2-F5
X9: F2-F5
X9: F2-F4
X11: F2-F4
X12: F2-F4

	4	A B	0 0	۵	ш	Ľ.	FGH	Ξ	
FPGA - F1									
FPGA-F2					EX.	9X	X7	X8	X9,10,11,12
FPGA - F3									
FPGA - F4	١X	ΖX	SX.	X4					X9,10,11,12
FPGA-F5	ΙX	ХХ	SX.	X4	Х3	9X	X	8 X	
FPGA - F6									
FPGA - F7									
FPGA - F8									
					ĺ				

FIG. 14

X1: F4-F5
X2: F4-F5
X3: F2-F5
X4: F4-F5
X6: F2-F5
X6: F2-F5
X7: F2-F5
X9: F2-F4
X10: F2-F4
X11: F2-F4
X11: F2-F4

R4 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R16 R16 R16 R16 R23 R23 R24 R24 R23 R24 R24 R24 R24 R24 R26
F G H L L M N L M N L M N L M N L M N L M N L M N L M N L M N M M M M M M M M
F F C H L N N N N N N N N N
F G H J K L K K K K K K K K
F G H J K11 K12 K13 K13
F G H J K K K K K K K K K
F G H L L L L L L L L L
F F G H R R R R R R R R R R R R R R R R R R
R5
R5
Б п <u>15 1 1 25 1 1 25 1 1 1 25 1 1 1 1 1 1 1 </u>
2 m / / / / / / / / / / / / / / / / / /
10
G. 15 FPGA-F1 FPGA-F3 FPGA-F3 FPGA-F4 FPGA-F6 FPGA-F6 FPGA-F6 FPGA-F1 FPGA-F1 FPGA-F1 FPGA-F1 FPGA-F1 FPGA-F1 FPGA-F1 FPGA-F15 FPGA-F15 FPGA-F15
五